Recent development in PTL

Topic 11 Pass Transistor Logic

Peter Cheuna Department of Electrical & Electronic Engineering Imperial College London

Reading:"Top-Down Pass-Transistor Logic Design", K. Yano etc., IEEE J. of Solid-State Circuits, Vol 31, No. 6, June 1996

> URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk

Nov-23-09

E4.20 Digital IC Design

Topic 11 - 1

- New development by designers at Hitachi Japan in the last 10 years.
- Three circuit styles proposed:
 - ► Complementary Pass-transistor Logic (CPL), 1990
 - ► Double Pass-transistor Logic (DPL), 1993
 - ► Lean Integration with Pass-transistors (LEAP), 1996
- All exploit pass-transistors to implement general logic functions

Nov-23-09


E4.20 Digital IC Design

Topic 11 - 2

Complementary Pass-transistor Logic (CPL)


- "A 3.8 ns CMOS 16 x 16b Multiplier Using Complementary Pass -Transistor Logic" by K. Yano etc., IEEE J. of Solid-state Circuits, Vol 15, No 2, April 1990.
- Logic network employs input signals at both gate and drain terminals.
- Inputs and Outputs are always complementary.
- · Outputs from network provide strong '0's but weak '1's. Inverters and PMOS pull-ups provide amplification and buffering as necessary.


Complementary Pass-transistor Logic (CPL)



Basic gates designed in CPL

3-input gates designed in CPL






Nov-23-09


E4.20 Digital IC Design

Topic 11 - 5

CPL based 1-bit full adder




Advantages of CPL



Basic gates in DPL


• "A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic", M. Suzuki etc., IEEE J. of Solid-State Circuits, Vol 28, No 11, Nov., 1993



Nov-23-09

E4.20 Digital IC Design

Topic 11 - 9



Nov-23-09

E4.20 Digital IC Design


Topic 11 - 10

Why is DPL faster?

	CPL	CMOS	DPL
Current Path	_ ⊳ ^B , <u>3</u> W		
Equiv. Circuit			
Equiv. Resistance	<u>4</u> 3 R	32 2 R	R


Sum circuit in DPL


• This adder circuit is extremely elegant. We have shown that for 0.6 micron technology, it offers up to 20% faster operating speed when compare with normal CMOS with only marginal increase in area.




Carry circuit in DPL








Overall add time of DPL



Lean Integration with Pass-Transistor (LEAP)


- "Top-Down Pass-Transistor Logic Design", K. Yano etc., IEEE J. of Solid-State Circuits, Vol 31, No. 6, June 1996.
- It eliminated the need for keeping a large cell library by replacing a library of 61 basic cells with a new set of THREE library cells called Y1, Y2 and Y3, and 4 inverters of different drive strength.



Nov-23-09


Inverters used in LEAP

 Note that the inverter on the left is used for driving very large output load and the right inverter for normal load capacitance.




Y2 can be configured for different logic


 Arbitrary logic circuits can be implement at almost transistor level, not gate level.



Speed of LEAP



CMOS vs LEAP



Topic 11 - 19